2021-08-08 18:03:25 +00:00
|
|
|
#include <furi-hal-bt.h>
|
2021-05-18 09:23:14 +00:00
|
|
|
#include <app_entry.h>
|
|
|
|
#include <ble.h>
|
|
|
|
#include <stm32wbxx.h>
|
|
|
|
#include <shci.h>
|
|
|
|
#include <cmsis_os2.h>
|
|
|
|
#include <app_ble.h>
|
|
|
|
|
2021-08-08 18:03:25 +00:00
|
|
|
void furi_hal_bt_init() {
|
2021-05-18 09:23:14 +00:00
|
|
|
// Explicitly tell that we are in charge of CLK48 domain
|
|
|
|
HAL_HSEM_FastTake(CFG_HW_CLK48_CONFIG_SEMID);
|
|
|
|
// Start Core2, init HCI and start GAP/GATT
|
|
|
|
APPE_Init();
|
|
|
|
}
|
|
|
|
|
2021-08-08 18:03:25 +00:00
|
|
|
bool furi_hal_bt_start_app() {
|
2021-05-18 09:23:14 +00:00
|
|
|
return APP_BLE_Start();
|
|
|
|
}
|
|
|
|
|
2021-08-08 18:03:25 +00:00
|
|
|
void furi_hal_bt_dump_state(string_t buffer) {
|
2021-05-18 09:23:14 +00:00
|
|
|
BleGlueStatus status = APPE_Status();
|
|
|
|
if (status == BleGlueStatusStarted) {
|
|
|
|
uint8_t HCI_Version;
|
|
|
|
uint16_t HCI_Revision;
|
|
|
|
uint8_t LMP_PAL_Version;
|
|
|
|
uint16_t Manufacturer_Name;
|
|
|
|
uint16_t LMP_PAL_Subversion;
|
|
|
|
|
|
|
|
tBleStatus ret = hci_read_local_version_information(
|
|
|
|
&HCI_Version, &HCI_Revision, &LMP_PAL_Version, &Manufacturer_Name, &LMP_PAL_Subversion
|
|
|
|
);
|
|
|
|
|
|
|
|
string_cat_printf(buffer,
|
|
|
|
"Ret: %d, HCI_Version: %d, HCI_Revision: %d, LMP_PAL_Version: %d, Manufacturer_Name: %d, LMP_PAL_Subversion: %d",
|
|
|
|
ret, HCI_Version, HCI_Revision, LMP_PAL_Version, Manufacturer_Name, LMP_PAL_Subversion
|
|
|
|
);
|
|
|
|
} else {
|
|
|
|
string_cat_printf(buffer, "BLE not ready");
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2021-08-08 18:03:25 +00:00
|
|
|
bool furi_hal_bt_is_alive() {
|
2021-05-18 09:23:14 +00:00
|
|
|
return APPE_Status() == BleGlueStatusStarted;
|
|
|
|
}
|
|
|
|
|
2021-08-08 18:03:25 +00:00
|
|
|
bool furi_hal_bt_wait_transition() {
|
2021-05-18 09:23:14 +00:00
|
|
|
uint8_t counter = 0;
|
|
|
|
while (APPE_Status() == BleGlueStatusStartup) {
|
|
|
|
osDelay(10);
|
|
|
|
counter++;
|
|
|
|
if (counter > 1000) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2021-08-08 18:03:25 +00:00
|
|
|
bool furi_hal_bt_lock_flash() {
|
|
|
|
if (!furi_hal_bt_wait_transition()) {
|
2021-05-18 09:23:14 +00:00
|
|
|
return false;
|
|
|
|
}
|
|
|
|
if (APPE_Status() == BleGlueStatusUninitialized) {
|
|
|
|
HAL_FLASH_Unlock();
|
|
|
|
} else {
|
|
|
|
while (HAL_HSEM_FastTake(CFG_HW_FLASH_SEMID) != HAL_OK) {
|
|
|
|
osDelay(1);
|
|
|
|
}
|
|
|
|
SHCI_C2_FLASH_EraseActivity(ERASE_ACTIVITY_ON);
|
|
|
|
HAL_FLASH_Unlock();
|
|
|
|
while(LL_FLASH_IsOperationSuspended()) {};
|
|
|
|
}
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2021-08-08 18:03:25 +00:00
|
|
|
void furi_hal_bt_unlock_flash() {
|
2021-05-18 09:23:14 +00:00
|
|
|
if (APPE_Status() == BleGlueStatusUninitialized) {
|
|
|
|
HAL_FLASH_Lock();
|
|
|
|
} else {
|
|
|
|
SHCI_C2_FLASH_EraseActivity(ERASE_ACTIVITY_OFF);
|
|
|
|
HAL_FLASH_Lock();
|
|
|
|
HAL_HSEM_Release(CFG_HW_FLASH_SEMID, HSEM_CPU1_COREID);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2021-08-08 18:03:25 +00:00
|
|
|
void furi_hal_bt_start_tone_tx(uint8_t channel, uint8_t power) {
|
2021-05-18 09:23:14 +00:00
|
|
|
aci_hal_set_tx_power_level(0, power);
|
2021-05-28 22:57:11 +00:00
|
|
|
aci_hal_tone_start(channel, 0);
|
2021-05-18 09:23:14 +00:00
|
|
|
}
|
|
|
|
|
2021-08-08 18:03:25 +00:00
|
|
|
void furi_hal_bt_stop_tone_tx() {
|
2021-05-18 09:23:14 +00:00
|
|
|
aci_hal_tone_stop();
|
|
|
|
}
|
|
|
|
|
2021-08-08 18:03:25 +00:00
|
|
|
void furi_hal_bt_start_packet_tx(uint8_t channel, uint8_t pattern, uint8_t datarate) {
|
2021-05-28 22:57:11 +00:00
|
|
|
hci_le_enhanced_transmitter_test(channel, 0x25, pattern, datarate);
|
2021-05-18 09:23:14 +00:00
|
|
|
}
|
|
|
|
|
2021-08-08 18:03:25 +00:00
|
|
|
void furi_hal_bt_start_packet_rx(uint8_t channel, uint8_t datarate) {
|
2021-05-28 22:57:11 +00:00
|
|
|
hci_le_enhanced_receiver_test(channel, datarate, 0);
|
|
|
|
}
|
|
|
|
|
2021-08-08 18:03:25 +00:00
|
|
|
uint16_t furi_hal_bt_stop_packet_test() {
|
2021-05-18 09:23:14 +00:00
|
|
|
uint16_t num_of_packets;
|
|
|
|
hci_le_test_end(&num_of_packets);
|
2021-05-28 22:57:11 +00:00
|
|
|
return num_of_packets;
|
|
|
|
}
|
|
|
|
|
2021-08-08 18:03:25 +00:00
|
|
|
void furi_hal_bt_start_rx(uint8_t channel) {
|
2021-05-28 22:57:11 +00:00
|
|
|
aci_hal_rx_start(channel);
|
|
|
|
}
|
|
|
|
|
2021-08-08 18:03:25 +00:00
|
|
|
float furi_hal_bt_get_rssi() {
|
2021-05-28 22:57:11 +00:00
|
|
|
float val;
|
|
|
|
uint8_t rssi_raw[3];
|
2021-07-06 21:23:59 +00:00
|
|
|
|
|
|
|
if (aci_hal_read_raw_rssi(rssi_raw) != BLE_STATUS_SUCCESS) {
|
|
|
|
return 0.0f;
|
|
|
|
}
|
2021-05-28 22:57:11 +00:00
|
|
|
|
|
|
|
// Some ST magic with rssi
|
|
|
|
uint8_t agc = rssi_raw[2] & 0xFF;
|
2021-07-06 21:23:59 +00:00
|
|
|
int rssi = (((int)rssi_raw[1] << 8) & 0xFF00) + (rssi_raw[0] & 0xFF);
|
2021-05-28 22:57:11 +00:00
|
|
|
if(rssi == 0 || agc > 11) {
|
2021-06-02 14:09:02 +00:00
|
|
|
val = -127.0;
|
2021-05-28 22:57:11 +00:00
|
|
|
} else {
|
|
|
|
val = agc * 6.0f - 127.0f;
|
|
|
|
while(rssi > 30) {
|
|
|
|
val += 6.0;
|
|
|
|
rssi >>=1;
|
|
|
|
}
|
|
|
|
val += (417 * rssi + 18080) >> 10;
|
|
|
|
}
|
|
|
|
return val;
|
2021-05-18 09:23:14 +00:00
|
|
|
}
|
|
|
|
|
2021-08-08 18:03:25 +00:00
|
|
|
uint32_t furi_hal_bt_get_transmitted_packets() {
|
2021-05-28 22:57:11 +00:00
|
|
|
uint32_t packets = 0;
|
|
|
|
aci_hal_le_tx_test_packet_number(&packets);
|
|
|
|
return packets;
|
2021-05-18 09:23:14 +00:00
|
|
|
}
|
|
|
|
|
2021-08-08 18:03:25 +00:00
|
|
|
void furi_hal_bt_stop_rx() {
|
2021-05-18 09:23:14 +00:00
|
|
|
aci_hal_rx_stop();
|
|
|
|
}
|