2021-05-18 09:23:14 +00:00
|
|
|
/* USER CODE BEGIN Header */
|
|
|
|
/**
|
|
|
|
******************************************************************************
|
|
|
|
* File Name : App/tl_dbg_conf.h
|
|
|
|
* Description : Debug configuration file for stm32wpan transport layer interface.
|
|
|
|
*
|
|
|
|
******************************************************************************
|
|
|
|
* @attention
|
|
|
|
*
|
|
|
|
* <h2><center>© Copyright (c) 2020 STMicroelectronics.
|
|
|
|
* All rights reserved.</center></h2>
|
|
|
|
*
|
|
|
|
* This software component is licensed by ST under Ultimate Liberty license
|
|
|
|
* SLA0044, the "License"; You may not use this file except in compliance with
|
|
|
|
* the License. You may obtain a copy of the License at:
|
|
|
|
* www.st.com/SLA0044
|
|
|
|
*
|
|
|
|
******************************************************************************
|
|
|
|
*/
|
|
|
|
/* USER CODE END Header */
|
|
|
|
|
|
|
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
|
|
|
#ifndef __TL_DBG_CONF_H
|
|
|
|
#define __TL_DBG_CONF_H
|
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
extern "C" {
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* USER CODE BEGIN Tl_Conf */
|
|
|
|
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
2022-01-05 16:10:18 +00:00
|
|
|
#include "app_conf.h" /* required as some configuration used in dbg_trace.h are set there */
|
2021-05-18 09:23:14 +00:00
|
|
|
#include "dbg_trace.h"
|
|
|
|
#include "hw_if.h"
|
2022-01-05 16:10:18 +00:00
|
|
|
#include <furi_hal.h>
|
2021-05-18 09:23:14 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* Enable or Disable traces
|
|
|
|
* The raw data output is the hci binary packet format as specified by the BT specification *
|
|
|
|
*/
|
2022-01-05 16:10:18 +00:00
|
|
|
#define TL_SHCI_CMD_DBG_EN 1 /* Reports System commands sent to CPU2 and the command response */
|
|
|
|
#define TL_SHCI_CMD_DBG_RAW_EN \
|
|
|
|
0 /* Reports raw data System commands sent to CPU2 and the command response */
|
|
|
|
#define TL_SHCI_EVT_DBG_EN 1 /* Reports System Asynchronous Events received from CPU2 */
|
|
|
|
#define TL_SHCI_EVT_DBG_RAW_EN \
|
|
|
|
0 /* Reports raw data System Asynchronous Events received from CPU2 */
|
2021-05-18 09:23:14 +00:00
|
|
|
|
2022-01-05 16:10:18 +00:00
|
|
|
#define TL_HCI_CMD_DBG_EN 1 /* Reports BLE command sent to CPU2 and the command response */
|
|
|
|
#define TL_HCI_CMD_DBG_RAW_EN \
|
|
|
|
0 /* Reports raw data BLE command sent to CPU2 and the command response */
|
|
|
|
#define TL_HCI_EVT_DBG_EN 1 /* Reports BLE Asynchronous Events received from CPU2 */
|
|
|
|
#define TL_HCI_EVT_DBG_RAW_EN 0 /* Reports raw data BLE Asynchronous Events received from CPU2 */
|
2021-05-18 09:23:14 +00:00
|
|
|
|
2022-01-05 16:10:18 +00:00
|
|
|
#define TL_MM_DBG_EN 1 /* Reports the informations of the buffer released to CPU2 */
|
2021-05-18 09:23:14 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* System Transport Layer
|
|
|
|
*/
|
2022-01-05 16:10:18 +00:00
|
|
|
#if(TL_SHCI_CMD_DBG_EN != 0)
|
|
|
|
#define TL_SHCI_CMD_DBG_MSG PRINT_MESG_DBG
|
|
|
|
#define TL_SHCI_CMD_DBG_BUF PRINT_LOG_BUFF_DBG
|
2021-05-18 09:23:14 +00:00
|
|
|
#else
|
|
|
|
#define TL_SHCI_CMD_DBG_MSG(...)
|
|
|
|
#define TL_SHCI_CMD_DBG_BUF(...)
|
|
|
|
#endif
|
|
|
|
|
2022-01-05 16:10:18 +00:00
|
|
|
#if(TL_SHCI_CMD_DBG_RAW_EN != 0)
|
|
|
|
#define TL_SHCI_CMD_DBG_RAW(_PDATA_, _SIZE_) furi_hal_console_tx_with_new_line(_PDATA_, _SIZE_)
|
2021-05-18 09:23:14 +00:00
|
|
|
#else
|
|
|
|
#define TL_SHCI_CMD_DBG_RAW(...)
|
|
|
|
#endif
|
|
|
|
|
2022-01-05 16:10:18 +00:00
|
|
|
#if(TL_SHCI_EVT_DBG_EN != 0)
|
|
|
|
#define TL_SHCI_EVT_DBG_MSG PRINT_MESG_DBG
|
|
|
|
#define TL_SHCI_EVT_DBG_BUF PRINT_LOG_BUFF_DBG
|
2021-05-18 09:23:14 +00:00
|
|
|
#else
|
|
|
|
#define TL_SHCI_EVT_DBG_MSG(...)
|
|
|
|
#define TL_SHCI_EVT_DBG_BUF(...)
|
|
|
|
#endif
|
|
|
|
|
2022-01-05 16:10:18 +00:00
|
|
|
#if(TL_SHCI_EVT_DBG_RAW_EN != 0)
|
|
|
|
#define TL_SHCI_EVT_DBG_RAW(_PDATA_, _SIZE_) furi_hal_console_tx_with_new_line(_PDATA_, _SIZE_)
|
2021-05-18 09:23:14 +00:00
|
|
|
#else
|
|
|
|
#define TL_SHCI_EVT_DBG_RAW(...)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/**
|
|
|
|
* BLE Transport Layer
|
|
|
|
*/
|
2022-01-05 16:10:18 +00:00
|
|
|
#if(TL_HCI_CMD_DBG_EN != 0)
|
|
|
|
#define TL_HCI_CMD_DBG_MSG PRINT_MESG_DBG
|
|
|
|
#define TL_HCI_CMD_DBG_BUF PRINT_LOG_BUFF_DBG
|
2021-05-18 09:23:14 +00:00
|
|
|
#else
|
|
|
|
#define TL_HCI_CMD_DBG_MSG(...)
|
|
|
|
#define TL_HCI_CMD_DBG_BUF(...)
|
|
|
|
#endif
|
|
|
|
|
2022-01-05 16:10:18 +00:00
|
|
|
#if(TL_HCI_CMD_DBG_RAW_EN != 0)
|
|
|
|
#define TL_HCI_CMD_DBG_RAW(_PDATA_, _SIZE_) furi_hal_console_tx_with_new_line(_PDATA_, _SIZE_)
|
2021-05-18 09:23:14 +00:00
|
|
|
#else
|
|
|
|
#define TL_HCI_CMD_DBG_RAW(...)
|
|
|
|
#endif
|
|
|
|
|
2022-01-05 16:10:18 +00:00
|
|
|
#if(TL_HCI_EVT_DBG_EN != 0)
|
|
|
|
#define TL_HCI_EVT_DBG_MSG PRINT_MESG_DBG
|
|
|
|
#define TL_HCI_EVT_DBG_BUF PRINT_LOG_BUFF_DBG
|
2021-05-18 09:23:14 +00:00
|
|
|
#else
|
|
|
|
#define TL_HCI_EVT_DBG_MSG(...)
|
|
|
|
#define TL_HCI_EVT_DBG_BUF(...)
|
|
|
|
#endif
|
|
|
|
|
2022-01-05 16:10:18 +00:00
|
|
|
#if(TL_HCI_EVT_DBG_RAW_EN != 0)
|
|
|
|
#define TL_HCI_EVT_DBG_RAW(_PDATA_, _SIZE_) furi_hal_console_tx_with_new_line(_PDATA_, _SIZE_)
|
2021-05-18 09:23:14 +00:00
|
|
|
#else
|
|
|
|
#define TL_HCI_EVT_DBG_RAW(...)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Memory Manager - Released buffer tracing
|
|
|
|
*/
|
2022-01-05 16:10:18 +00:00
|
|
|
#if(TL_MM_DBG_EN != 0)
|
|
|
|
#define TL_MM_DBG_MSG PRINT_MESG_DBG
|
2021-05-18 09:23:14 +00:00
|
|
|
#else
|
|
|
|
#define TL_MM_DBG_MSG(...)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* USER CODE END Tl_Conf */
|
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#endif /*__TL_DBG_CONF_H */
|
|
|
|
|
|
|
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|