f5b342abbe
* initial gpio layer * move temlplate.c to template.c.example in preparing to applications.mk rework * separate arduino layer * separate flipper_hal.x * prepare to switch applications on v2 core gpio api * swithch applications to v2 gpio api * gpio api for local target * better gpio_disable handling * remove pwm functions from local target * inline gpio funcs * common function to init all api's * fix local example blink * move delay us to hal api folder * move pwm_set/pwm_stop to hal api folder * update applications to use hal pwm api * remove gpio mode case warning * add speaker demo to build Co-authored-by: DrZlo13 <who.just.the.doctor@gmail.com>
169 lines
6.5 KiB
C++
169 lines
6.5 KiB
C++
#pragma once
|
|
|
|
#include "flipper_v2.h"
|
|
|
|
/*******************************debug mode*************************************/
|
|
// #define CC1101_DEBUG 1
|
|
//******************************CC1101 defines ********************************
|
|
//******************************config registers *****************************
|
|
#define CC1101_IOCFG2 0x00 //GDO2 output pin configration
|
|
#define CC1101_IOCFG1 0x01 // GDO1 output pin configuration
|
|
#define CC1101_IOCFG0 0x02 // GDO0 output pin configuration
|
|
#define CC1101_FIFOTHR 0x03 // RX FIFO and TX FIFO thresholds
|
|
#define CC1101_SYNC1 0x04 // Sync word, high INT8U
|
|
#define CC1101_SYNC0 0x05 // Sync word, low INT8U
|
|
#define CC1101_PKTLEN 0x06 // Packet length
|
|
#define CC1101_PKTCTRL1 0x07 // Packet automation control
|
|
#define CC1101_PKTCTRL0 0x08 // Packet automation control
|
|
#define CC1101_ADDR 0x09 // Device address
|
|
#define CC1101_CHANNR 0x0A // Channel number
|
|
#define CC1101_FSCTRL1 0x0B // Frequency synthesizer control
|
|
#define CC1101_FSCTRL0 0x0C // Frequency synthesizer control
|
|
#define CC1101_FREQ2 0x0D // Frequency control word, high INT8U
|
|
#define CC1101_FREQ1 0x0E // Frequency control word, middle INT8U
|
|
#define CC1101_FREQ0 0x0F // Frequency control word, low INT8U
|
|
#define CC1101_MDMCFG4 0x10 // Modem configuration
|
|
#define CC1101_MDMCFG3 0x11 // Modem configuration
|
|
#define CC1101_MDMCFG2 0x12 // Modem configuration
|
|
#define CC1101_MDMCFG1 0x13 // Modem configuration
|
|
#define CC1101_MDMCFG0 0x14 // Modem configuration
|
|
#define CC1101_DEVIATN 0x15 // Modem deviation setting
|
|
#define CC1101_MCSM2 0x16 // Main Radio Control State Machine configuration
|
|
#define CC1101_MCSM1 0x17 // Main Radio Control State Machine configuration
|
|
#define CC1101_MCSM0 0x18 // Main Radio Control State Machine configuration
|
|
#define CC1101_FOCCFG 0x19 // Frequency Offset Compensation configuration
|
|
#define CC1101_BSCFG 0x1A // Bit Synchronization configuration
|
|
#define CC1101_AGCCTRL2 0x1B // AGC control
|
|
#define CC1101_AGCCTRL1 0x1C // AGC control
|
|
#define CC1101_AGCCTRL0 0x1D // AGC control
|
|
#define CC1101_WOREVT1 0x1E // High INT8U Event 0 timeout
|
|
#define CC1101_WOREVT0 0x1F // Low INT8U Event 0 timeout
|
|
#define CC1101_WORCTRL 0x20 // Wake On Radio control
|
|
#define CC1101_FREND1 0x21 // Front end RX configuration
|
|
#define CC1101_FREND0 0x22 // Front end TX configuration
|
|
#define CC1101_FSCAL3 0x23 // Frequency synthesizer calibration
|
|
#define CC1101_FSCAL2 0x24 // Frequency synthesizer calibration
|
|
#define CC1101_FSCAL1 0x25 // Frequency synthesizer calibration
|
|
#define CC1101_FSCAL0 0x26 // Frequency synthesizer calibration
|
|
#define CC1101_RCCTRL1 0x27 // RC oscillator configuration
|
|
#define CC1101_RCCTRL0 0x28 // RC oscillator configuration
|
|
#define CC1101_FSTEST 0x29 // Frequency synthesizer calibration control
|
|
#define CC1101_PTEST 0x2A // Production test
|
|
#define CC1101_AGCTEST 0x2B // AGC test
|
|
#define CC1101_TEST2 0x2C // Various test settings
|
|
#define CC1101_TEST1 0x2D // Various test settings
|
|
#define CC1101_TEST0 0x2E // Various test settings
|
|
|
|
//*********************CC1101 Strobe commands *********************************
|
|
#define CC1101_SRES 0x30 // Reset chip.
|
|
|
|
// Enable and calibrate frequency synthesizer (if MCSM0.FS_AUTOCAL=1).
|
|
// If in RX/TX: Go to a wait state where only the synthesizer is
|
|
// running (for quick RX / TX turnaround).
|
|
#define CC1101_SFSTXON 0x31
|
|
|
|
#define CC1101_SXOFF 0x32 // Turn off crystal oscillator.
|
|
|
|
// Calibrate frequency synthesizer and turn it off
|
|
// (enables quick start).
|
|
#define CC1101_SCAL 0x33
|
|
|
|
// Enable RX. Perform calibration first if coming from IDLE and
|
|
// MCSM0.FS_AUTOCAL=1.
|
|
#define CC1101_SRX 0x34
|
|
|
|
// In IDLE state: Enable TX. Perform calibration first if
|
|
// MCSM0.FS_AUTOCAL=1. If in RX state and CCA is enabled:
|
|
// Only go to TX if channel is clear.
|
|
#define CC1101_STX 0x35
|
|
|
|
// Exit RX / TX, turn off frequency synthesizer and exit
|
|
// Wake-On-Radio mode if applicable.
|
|
#define CC1101_SIDLE 0x36
|
|
|
|
#define CC1101_SAFC 0x37 // Perform AFC adjustment of the frequency synthesizer
|
|
#define CC1101_SWOR 0x38 // Start automatic RX polling sequence (Wake-on-Radio)
|
|
#define CC1101_SPWD 0x39 // Enter power down mode when CSn goes high.
|
|
#define CC1101_SFRX 0x3A // Flush the RX FIFO buffer.
|
|
#define CC1101_SFTX 0x3B // Flush the TX FIFO buffer.
|
|
#define CC1101_SWORRST 0x3C // Reset real time clock.
|
|
|
|
// No operation. May be used to pad strobe commands to two
|
|
// INT8Us for simpler software.
|
|
#define CC1101_SNOP 0x3D
|
|
|
|
//**************************CC1101 STATUS REGSITER ****************************
|
|
//use burst read to access
|
|
#define CC1101_PARTNUM 0x30
|
|
#define CC1101_VERSION 0x31
|
|
#define CC1101_FREQEST 0x32
|
|
#define CC1101_LQI 0x33
|
|
#define CC1101_RSSI 0x34
|
|
#define CC1101_MARCSTATE 0x35
|
|
#define CC1101_WORTIME1 0x36
|
|
#define CC1101_WORTIME0 0x37
|
|
#define CC1101_PKTSTATUS 0x38
|
|
#define CC1101_VCO_VC_DAC 0x39
|
|
#define CC1101_TXBYTES 0x3A
|
|
#define CC1101_RXBYTES 0x3B
|
|
#define CC1101_RCCTRL1_STATUS 0x3C
|
|
#define CC1101_RCCTRL_STATUS 0x3D
|
|
/****************************cc1101 status ***********************************/
|
|
#define CC1101_STATUS_RX 0x0D
|
|
#define CC1101_STATUS_TX 0x13
|
|
|
|
//***********************CC1101 PATABLE,TXFIFO,RXFIFO**************************
|
|
#define CC1101_PATABLE 0x3E
|
|
#define CC1101_TXFIFO 0x3F
|
|
#define CC1101_RXFIFO 0x3F
|
|
|
|
//******************************* pins ****************************************
|
|
// #define SCK_PIN 13
|
|
// #define MISO_PIN 12
|
|
// #define MOSI_PIN 11
|
|
// #define SS_PIN 10
|
|
// #define GDO0 8 //pin assignment
|
|
// #define GDO2 9
|
|
//*****************************CC1101 Config**********************************
|
|
//no pa ramping, output power to 10dBm
|
|
#define POWER 0xC0 //output power to maximum
|
|
//modulation
|
|
#define FSK2 0x00
|
|
#define GFSK 0x10
|
|
#define ASK 0x30
|
|
#define FSK4 0x40
|
|
#define MSK 0x70
|
|
//******************************** class **************************************//
|
|
class CC1101 {
|
|
private:
|
|
GpioPin* ss_pin;
|
|
GpioPin miso_pin;
|
|
GpioPin* miso_pin_record;
|
|
GpioPin* gdo0_pin;
|
|
GpioPin* gdo2_pin;
|
|
|
|
private:
|
|
void SpiMode(byte config);
|
|
byte SpiTransfer(byte value);
|
|
void Reset(void);
|
|
void SpiWriteBurstReg(byte addr, byte* buffer, byte num);
|
|
byte SpiReadReg(byte addr);
|
|
void SpiReadBurstReg(byte addr, byte* buffer, byte num);
|
|
void RegConfigSettings(void);
|
|
|
|
public:
|
|
CC1101(GpioPin* ss_pin);
|
|
|
|
void SpiWriteReg(byte addr, byte value);
|
|
void SpiInit(void);
|
|
void SpiEnd(void);
|
|
void SetMod(byte mode);
|
|
void SetFreq(byte Freq2, byte Freq1, byte Freq0);
|
|
byte Init(void);
|
|
void SpiStrobe(byte strobe);
|
|
byte SpiReadStatus(byte addr);
|
|
void SetReceive(void);
|
|
void SetTransmit(void);
|
|
void SetChannel(int channel);
|
|
};
|