01434265f6
* Disable USART in sleep * Restore UART state on suspend/resume * FuriHal: Enable stop mode and add insomnia to I2C and SPI * Remove IDLE interrupt * FuriHal: add FPU isr and disable all FPU interrupt, add core2 stop mode configuration on deep sleep * FuriHal: tie stop mode debug with debug rtc flag * FuriHal: adjust flash latency on clock switch, tie mcu debug with RTC debug flag * FuriHal: move resource init to early stage * Add EXTI pending check, enable debug traps with compile-time flag * Wrap sleep debug functions in conditional compilation * Remove erroneous changed * Do not use CSS, remove it from everywhere * Enable/disable USB on VBUS connect (prototype) * FuriHal: add LPMS and DEEPSLEEP magic, workaround state inconsistency between cores * FuriHal: honor c1 LMPS * USB mode switch fix * Applications: add flags and insomnia bypass system * Correct spelling * FuriHal: cleanup insomnia usage, reset sleep flags on wakeup, add shutdown api * FuriHal: extra check on reinit request * FuriHal: rename gpio_display_rst pin to gpio_display_rst_n * FuriHal: add debug HAL * FuriHal: add some magic to core2 reload procedure, fix issue with crash on ble keyboard exit * FuriHal: cleanup ble glue, add BLE_GLUE_DEBUG flag * FuriHal: ble reinit API, move os timer to LPTIM1 for deep sleep capability, shutdown that works * FuriHal: take insomnia while shutdown * Remove USB switch on/off on VBUS change * Better tick skew handling * Improve tick consistency under load * Add USB_HP dummy IRQ handler * Move interrupt check closer to sleep * Clean up includes * Re-enable Insomnia globally * FuriHal: enable CSS * FuriHal: remove questionable core2 clock shenanigans * FuriHal: use core1 RCC registers in idle timer config * FuriHal: return back CSS handlers, add lptim isr dispatching Co-authored-by: Aleksandr Kutuzov <alleteam@gmail.com> Co-authored-by: nminaylov <nm29719@gmail.com>
83 lines
1.9 KiB
C
83 lines
1.9 KiB
C
#pragma once
|
|
|
|
#include <stm32wbxx_ll_tim.h>
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/** Timer ISR */
|
|
typedef void (*FuriHalInterruptISR)(void* context);
|
|
|
|
typedef enum {
|
|
// TIM1, TIM16, TIM17
|
|
FuriHalInterruptIdTim1TrgComTim17,
|
|
FuriHalInterruptIdTim1Cc,
|
|
FuriHalInterruptIdTim1UpTim16,
|
|
|
|
// TIM2
|
|
FuriHalInterruptIdTIM2,
|
|
|
|
// DMA1
|
|
FuriHalInterruptIdDma1Ch1,
|
|
FuriHalInterruptIdDma1Ch2,
|
|
FuriHalInterruptIdDma1Ch3,
|
|
FuriHalInterruptIdDma1Ch4,
|
|
FuriHalInterruptIdDma1Ch5,
|
|
FuriHalInterruptIdDma1Ch6,
|
|
FuriHalInterruptIdDma1Ch7,
|
|
|
|
// DMA2
|
|
FuriHalInterruptIdDma2Ch1,
|
|
FuriHalInterruptIdDma2Ch2,
|
|
FuriHalInterruptIdDma2Ch3,
|
|
FuriHalInterruptIdDma2Ch4,
|
|
FuriHalInterruptIdDma2Ch5,
|
|
FuriHalInterruptIdDma2Ch6,
|
|
FuriHalInterruptIdDma2Ch7,
|
|
|
|
// RCC
|
|
FuriHalInterruptIdRcc,
|
|
|
|
// Comp
|
|
FuriHalInterruptIdCOMP,
|
|
|
|
// HSEM
|
|
FuriHalInterruptIdHsem,
|
|
|
|
// LPTIMx
|
|
FuriHalInterruptIdLpTim1,
|
|
FuriHalInterruptIdLpTim2,
|
|
|
|
// Service value
|
|
FuriHalInterruptIdMax,
|
|
} FuriHalInterruptId;
|
|
|
|
/** Initialize interrupt subsystem */
|
|
void furi_hal_interrupt_init();
|
|
|
|
/** Set ISR and enable interrupt with default priority
|
|
* We don't clear interrupt flags for you, do it by your self.
|
|
* @param index - interrupt ID
|
|
* @param isr - your interrupt service routine or use NULL to clear
|
|
* @param context - isr context
|
|
*/
|
|
void furi_hal_interrupt_set_isr(FuriHalInterruptId index, FuriHalInterruptISR isr, void* context);
|
|
|
|
/** Set ISR and enable interrupt with custom priority
|
|
* We don't clear interrupt flags for you, do it by your self.
|
|
* @param index - interrupt ID
|
|
* @param priority - 0 to 15, 0 highest
|
|
* @param isr - your interrupt service routine or use NULL to clear
|
|
* @param context - isr context
|
|
*/
|
|
void furi_hal_interrupt_set_isr_ex(
|
|
FuriHalInterruptId index,
|
|
uint16_t priority,
|
|
FuriHalInterruptISR isr,
|
|
void* context);
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|